




# BL7 BLOCK DIAGRAM








CLOCK GENERATOR

02













**HYPER TRANSPORT CPU I/F**




## Memory Side Port




**This block is for UMA only . Discrete can remove all component**










The image contains two schematic diagrams. The left diagram, titled 'LDT Level shift', shows two signal paths. The top path takes 'CPU\_LDT\_STOP#' (pin 3,10) and drives it through a BSS138 N-channel MOSFET (Q38) to 'NB\_LDT\_STOP#'. The MOSFET's gate is pulled up to +1.8V by resistor R434 (2.2K\_4). The bottom path takes 'ALLOW\_LDTSTOP' (pin 10) and drives it through resistor R435 (1K\_4) to 'NB\_ALLOW\_LDTSTOP', with a 'short\_4' connection to ground. The right diagram, titled 'LVDS', shows two signal paths. The top path takes a +1.8V input, passes it through inductor L49 (PB160808T-221Y-N\_2A), and then through capacitor C657 (2.2u6.3V\_6X) to '+1.8V\_VDDLTP18\_NB'. The bottom path takes a +1.8V input, passes it through inductor L17 (PB201209T-221Y-N\_2A), and then through capacitor C267 (4.7u6.3V\_6X) to '+1.8V\_VDDLTP\_18\_NB'. A second capacitor C270 (0.1u/10V\_4X) is connected from the output line to ground. A third signal path on the right shows a +3V input passing through inductor L51 (PB160808T-221Y-N\_2A) and capacitor C678 (2.2u6.3V\_6X) to '+3V\_VDLT33\_NB'.









U19F



RS880 POWER DIFFERENCE TABLE

PIN NAME	RS880	PIN NAME	RS880
VDDHT	+1.1V	IOPLLVD	+1.1V
VDDHTRX	+1.1V	AVDD	+3.3V
VDDHTTX	+1.2V	AVDDDI	+1.8V
VDDA18PCIE	+1.8V	AVDDQ	+1.8V
VDDG18	+1.8V	PLLVD	+1.1V
VDD18_MEM	+1.8V	PLLVD18	+1.8V
VDDPCIE	+1.1V	VDDA18PCIEPLL	+1.8V
VDDC	+1.1V	VDDA18HTPLL	+1.8V
VDD_MEM	1.5V	VDDLTP18	+1.8V
VDDG33	+3.3V	VDDL18	+1.8V
IOPLLVD18	+1.8V	VDDL33	NC





RTC [RTC]





**PROJECT : BL7**

Size	Document Number	Rev
	<b>SB820-ACPI/GPIO/USB 2/5</b>	D3
Date:	Friday, March 12, 2010	Sheet 11 of 44

## SATA HDD

(28) SATA\_TXP0  
(28) SATA\_TXN0  
(28) SATA\_RXN0  
(28) SATA\_RXP0

## E-SATA


(27) SATA\_TXP5  
(27) SATA\_TXN5  
(27) SATA\_RXN5  
(27) SATA\_RXP5

## SATA ODD

(28) SATA\_TXP1  
(28) SATA\_TXN1  
(28) SATA\_RXN1  
(28) SATA\_RXP1

+1.1V\_AVDD\_SATA  
R264 1K/F\_4  
R265 931/F\_4  
SATA\_CALRP  
SATA\_CALRN

(34) SATA\_LED# SB SATA\_LED# AD11



T68  
T151  
T66  
T62  
T72

SB800 A11

SB800  
Part 2 of 5

FC\_CLK  
FC\_FBCLKOUT  
FC\_FBCLKIN  
FC\_OE#/GPIOD145  
FC\_AVD#/GPIOD146  
FC\_WE#/GPIOD148  
FC\_CE1#/GPIOD149  
FC\_CE2#/GPIOD150  
FC\_INT1/GPIOD144  
FC\_INT2/GPIOD147

FC\_ADQ0/GPIOD128  
FC\_ADQ1/GPIOD129  
FC\_ADQ2/GPIOD130  
FC\_ADQ3/GPIOD131  
FC\_ADQ4/GPIOD132  
FC\_ADQ5/GPIOD133  
FC\_ADQ6/GPIOD134  
FC\_ADQ7/GPIOD135  
FC\_ADQ8/GPIOD136  
FC\_ADQ9/GPIOD137  
FC\_ADQ10/GPIOD138  
FC\_ADQ11/GPIOD139  
FC\_ADQ12/GPIOD140  
FC\_ADQ13/GPIOD141  
FC\_ADQ14/GPIOD142  
FC\_ADQ15/GPIOD143

FANOUT0/GPIO52  
FANOUT1/GPIO53  
FANOUT2/GPIO54  
FANIN0/GPIO56  
FANIN1/GPIO57  
FANIN2/GPIO58

TEMPIN0/GPIO171  
TEMPIN1/GPIO172  
TEMPIN2/GPIO173  
TEMPIN3/TALERT#/GPIO174  
TEMP\_COMM

VIN0/GPIO175  
VIN1/GPIO176  
VIN2/GPIO177  
VIN3/GPIO178  
VIN4/GPIO179  
VIN5/GPIO180  
VIN6/GBE\_STAT3/GPIO181  
VIN7/GBE\_LED3/GPIO182

NC1  
NC2

SERIAL ATA

FLASH

HW MONITOR

SPI ROM

AH28  
AG28  
AF26


AF28  
AG29  
AG26  
AE27  
AE29  
AE29  
AH27

AJ27  
AJ26  
AH25  
AH24  
AG23  
AH23  
AJ22  
AJ21  
AH22  
AJ23  
AE23  
AJ24  
AJ25  
AG25  
AH26

W5 BOARD\_ID1  
W6 BOARD\_ID2  
Y9 BOARD\_ID3  
W7 BOARD\_ID4  
V9 BOARD\_ID5  
W8 BOARD\_ID6



B6 TEMPIN0  
A6 TEMPIN1  
A5 MB\_THRMDA\_SB  
B5 TEMP\_COMM  
C7 THERM\_ALERT# (3)

A3 VIN0  
B4 VIN1  
A4 VIN2  
C5 VIN3  
A7 VIN4  
B7 VIN5  
B8 GBE\_STAT3  
A8 GBE\_LED3



## BOARD ID SETTING

Board ID	ID1	ID2	ID3	ID4	ID5	ID6	ID7	ID8
UMA SKU VGA SKU	H L							
W/ MDC W/O MDC		H L						
W/ HDMI W/O HDMI			H L					
W/O 3G W/ 3G				H L				
15" 14"					H L			
W/O BT W/ BT						H L		
13W 17W							H L	
W/ CF W/O CF								H L



ID1	ID0	Function
0	0	Samsung
0	1	Hynix
1	0	Reserve
1	1	No sideport support



## REQUIRED STRAPS

Ball Name	Strap Name	Default	Description	Setting
LPCCLK0	ECEnableStrap	0	0 -- Disable 1 -- Enable Enable to support enhanced hardware monitor feature	{10} PCLK_591_R 
EC_PWM3 EC_PWM2	ROMTYPE_1 ROMTYPE_0	(0,1)	(0,0) = Firmware Hub (0,1) = LPC (1,0) = SPI (1,1) = Reserved	{11} EC_PWM3 +3V_S50 R323 *10K/F 4 R322 2.2K 4 {11} EC_PWM2 +3V_S50 R302 *10K/F 4 R299 *2.2K 4
LPCCLK1	CLKGEN	0	0 -- External clock 1 -- Integrate clock	{10} PCLK_DEBUG_R +3V_S50 R603 *10K/F 4 R609 10K/F 4
PCICLK1	BIF_GEN2_COM PLIANCE_Strap	1	0 -- PCIE at Gen I mode 1 -- PCIE at Gen II mode	{10} PCI_CLK1 +3V_O R572 *10K/F 4 R573 10K/F 4
PCICLK2	BootFailTmeEn	0	0 -- Disable watchdog function 1 -- Enable watchdog function	{10} PCI_CLK2 +3V_O R568 *10K/F 4 R567 10K/F 4
PCICLK3	DefaultStrapMode	0	0 -- Disable debug Straps 1 -- Select ext. Debug Straps	{10} PCI_CLK3 +3V_O R561 *10K/F 4 R565 10K/F 4
PCICLK4	CPUClkSel	1	0 -- Reserved 1 -- Integrated clock mode	{10} PCI_CLK4 +3V_O R566 *10K/F 4 R562 10K/F 4
AZ_SDOUT	CoreSpeedMode	0	0 -- Performance mode 1 -- Low Power mode	{11} ACZ_SDOUT +3V_S50 R581 *10K/F 4 R580 10K/F 4

## DEBUG STRAPS

SB800 HAS 15K INTERNAL PU FOR PCI\_AD[27:23]


Ball Name	Strap Name	Default	Description	Setting
AD27	PciPl1Byp	1	0 -- ByPass Int PLL 1 -- Int. PLL	{10} AD27 +3V_O R560 10K/F 4 R558 1 2.2K 4
AD26	ILAAutronEnB	1	0 - IAL auto run enable 1 -- IAL auto run disable	{10} AD26 +3V_O R541 10K/F 4 R540 1 2.2K 4
AD25	FCCLKByP	1	0 -- Bypass FC Clk 1 -- Int. FC Clk	{10} AD25 +3V_O R543 10K/F 4 R554 1 2.2K 4
AD24	I2CRomEn	1	0 -- Enable EEPROM 1 -- Disable EEPROM	{10} AD24 +3V_O R537 10K/F 4 R538 1 2.2K 4
AD23	PCI_ROM_BOOT	1	0 -- Disable PCI MEM Boot 1 -- Enable PCI MEM Boot	{10} AD23 +3V_O R536 10K/F 4 R535 1 2.2K 4
All signals ihas nternal PU				






Quanta Computer Inc.


PROJECT : BL7













## Discrete HDMI



## HDMI HPD








**Quanta Computer Inc.**

**PROJECT : BL7**

Size	Document Number	Rev
	<b>Madison/Park-HOST I/F</b>	<b>D3A</b>
Date:	Friday, March 12, 2010	Sheet 17 of 44


JTAG SIGNAL STUFF OPTION FOR OPTION2

SIGNALS	NORMAL MODE	JTAG MODE (DEBU)
TESTEN	"1" (PU)	"1" (PU)
GPIO24_TRSTB	"0" (PD)	"1" (PU)
GPIO26_TCK	CLK	"1" (PU)
GPIO27_TMS	"1" (PU)	"1" (PU)



(20) VMA\_DQ[63..0]  $\rightarrow$  VMA\_DQ[63..0]  
 (20) VMA\_DM[7..0]  $\rightarrow$  VMA\_DM[7..0]  
 (20) VMA\_RDQS[7..0]  $\rightarrow$  VMA\_RDQS[7..0]  
 (20) VMA\_WDQS[7..0]  $\rightarrow$  VMA\_WDQS[7..0]


(20) VMA\_MA[13..0]  $\rightarrow$  VMA\_MA[13..0]  
 (20) VMA\_BA0  $\rightarrow$  VMA\_BA0  
 (20) VMA\_BA1  $\rightarrow$  VMA\_BA1  
 (20) VMA\_BA2  $\rightarrow$  VMA\_BA2



### MEMORY INTERFACE A

(21) VMB\_DQ[63..0]  $\rightarrow$  VMB\_DQ[63..0]  
 (21) VMB\_DM[7..0]  $\rightarrow$  VMB\_DM[7..0]  
 (21) VMB\_RDQS[7..0]  $\rightarrow$  VMB\_RDQS[7..0]  
 (21) VMB\_WDQS[7..0]  $\rightarrow$  VMB\_WDQS[7..0]

(21) VMB\_MA[13..0]  $\rightarrow$  VMB\_MA[13..0]  
 (21) VMB\_BA0  $\rightarrow$  VMB\_BA0  
 (21) VMB\_BA1  $\rightarrow$  VMB\_BA1  
 (21) VMB\_BA2  $\rightarrow$  VMB\_BA2



### MEMORY INTERFACE B

Ball Name	Madison	Park	M96	M92
MVREFDA	V	V	V	V
MVREFSA	V	V	V	V
MVREFDB	V	V	V	V
MVREFSB	V	V	V	V
MEM_CALRN0	V	V		
MEM_CALRN1	V	V		
MEM_CALRN2	V	V		
MEM_CALRP0	V	V		
MEM_CALRP1	V	V	V	V
MEM_CALRP2	V			

DDR3/GDDR3 Memory Stuff Option

	GDDR3	DDR3
MVDDQ	1.8V/1.5	1.5V
Ra	40.2R	40.2R
Rb	100R	100R


	Value
	MP@ 9X@
R185	40.2F_4 100F_4
R186	40.2F_4 100F_4
R207	40.2F_4 100F_4
R228	40.2F_4 100F_4















**Quanta Computer Inc.**  
PROJECT : BL7

Size	Document Number	Rev
	<b>Madison/Park DPPW_GND</b>	D3A
Date:	Friday, March 12, 2010	Sheet 23 of 44

## PIN STRAPS



Memory Aperture size	
RAM_CFG[2:0] Size	
000	128MB
001	256MB
010	64MB
011	32MB

ROM Table		
EXT_HSYNC	EXT_VSYNC	Discription
0	0	No Audio
0	1	Any one by detect
1	0	DP only
1	1	Both DP & HDMI

## CONFIGURATION STRAPS


ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	DEFAULT	REMARK
TX_PWRS_ENB	GPIO0	0 = 50% TX OUTPUT SWING 1 = FULL TX OUTPUT SWING	0	
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED 0 = TX DE-EMPHASIS DISABLED 1 = TX DE-EMPHASIS ENABLED	0	
BIOS_ROM_EN	GPIO_22_ROMCSB	ENABLE EXTERNAL BIOS ROM (Only for GDDR5) 0 = DISABLE 1 = ENABLE	0	
ROMIDCFG(2:0)	GPIO[13:11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT NUMONYX M25P10A : 101	000	See ROM table
BIF_GEN2_EN_A	GPIO2	0 = PCIE DEVICE AS 2.5GT/S CAPABLE 1 = PCIE DEVICE AS 5GT/S CAPABLE	0	
GPIO_8_ROMSO H2SYNC GPIO_21_BB_EN	GPIO8 H2SYNC GPIO21	Reserved Only	0	
AUD[1] AUD[0]	HSYNC VSYNC	AUD[1:0] 00: NO AUDIO FUNCTION. 01: AUDIO FOR DISPLAYPORT AND HDMI IF ADAPTER IS DETECTED. 10: AUDIO FOR DISPLAYPORT ONLY. 11: AUDIO FOR BOTH DISPLAYPORT AND HDMI.	11	See Audio table
GPIO_9_ROMSI	GPIO9	0 = VGA controller capacity enable	0	
VIP_DEVICE_STRAP_ENA VIP: Video Capture Port Interface	V2SYNC	0 = DRIVER would ignore the value sample on VHAD_0 during RESET.	0	


24

## DDR3 Memory TYPE


Vendor	Vendor P/N	STN B/S P/N	Size	RAM_STRAP3 DVPDATA_3	RAM_STRAP2 DVPDATA_2	RAM_STRAP1 DVPDATA_1	RAM_STRAP0 DVPDATA_0	RAM_STRAP4	
								15"	14"
Hynix	H5TQ1G63BFR-12C	AKD5LZGTW00 (64M*16)	512MB	0	1	0	0	0	1
			1GB	0	0	0	0	0	1
			2GB	0	0	1	0	0	1
Samsung	K4W1G1646E-HC12	AKD5LGGT502 (64M*16)	512MB	0	1	0	1	0	1
			1GB	0	0	0	1	0	1
	K4W2G1646B-HC12	AKD5MGGT501	2GB	0	0	1	1	0	1



## Thermal Sensor




## EEPROM




Quanta Computer Inc.  
PROJECT : BL7

Size	Document Number	Rev
	Memory strip/Thermal/HDCP	D3A
Date:	Friday, March 12, 2010	Sheet 24 of 44


www.vinafix.vn




## CCD




## HALL SENSOR&BACK LIGHT SWITCH




## LCD Panel Module





0.3A (20mils)



## LCD POWER SWITCH



CRT




[www.vinafix.vn](http://www.vinafix.vn)




(12) SATA_TXP5	SATA_TXP5	C356	0.01U/25V_4X	BSATA_TXP5
(12) SATA_TXN5	SATA_TXN5	C357	0.01U/25V_4X	BSATA_TXN5
(12) SATA_RXN5	SATA_RXN5	C320	0.01U/25V_4X	BSATA_RXN5
(12) SATA_RXP5	SATA_RXP5	C318	0.01U/25V_4X	BSATA_RXP5


(11) USBP13+	USBP13+	R159	0.6	R_BUSBP13+
(11) USBP13-	USBP13-	R154	0.6	R_BUSBP13-




## ESATA CONN




[ ODD ]



[ HDD ]










PLACE NEAR LAN IC SIDE






TRANSFORMER

RJ45



LED0 = LAN_ACTLED	1	Over-clocking enable (default = 1)
	0	Over-clocking disable
LED1 = LAN_LINKLED#	1	SWR switch-mode regulator select Giga LAN pull High (default = 1)
	0	LDO linear regulator select 10/100M LAN pull Low
CKREQ# or CKREQ_G#	1	Normal function
	0	ATE test mode




## 5 IN 1 CARD READER



XTAL_CTR	CLK source
Pull-high	48MHz from CLK gen.
Floating	12MHz from Crystal

## RTS5159-VDD-GR


## 3 IN 1 CARD READER









## INT KeyBoard




## TP board




## Bluetooth






USB board




Power board




**NUT**




## VGA




## 3G Card



## MOD




**HOLE**




## LED


## AC-IN




## POWER




## RF LED




## BATTERY



## CARDREADER



## HDD/ODD




## ESD Protect




Quanta Computer Inc.


PROJECT : BL7


Size	Document Number	Rev
LED		D3A
Date: Friday, March 12, 2010	Sheet 34 of 44	




35

 <b>Quanta Computer Inc.</b> <b>PROJECT : BL7</b> <b>Charger (ISL88731)</b>			
Size	Document Number	Rev	
Date:	Friday, March 12, 2010	Sheet	35 of 44







$$V_{out} = 0.75 * [1 + (R1 + R2)]$$

$$T_{on} = 3.85p * R_{ton} * V_{out} / (V_{in} - 0.5) \quad F = V_{out} / (V_{in} * T_{on})$$

$$AO4710 \quad R_{dson} = 14.2m\Omega_{max}$$

$$\text{Ripple current} = ((V_{in} - V_o) / f * L) * (V_o / V_{in})$$

$$OCP = (R_{imax} * 20\mu A / L R_{dson}) + (\text{Ripple} / 2)$$

$$V_{out} = 0.75 * [1 + (R1 + R2)]$$


$$R2 = 10K\Omega, R1 = 2.7K\Omega$$

$$\text{So, } V_{in} = 19V \Rightarrow$$


$$OCP = 11.895A;$$

$$V_{in} = 9V \Rightarrow$$

$$OCP = 11.806A$$







f : 245.310k~252.905k Hz  
 ESR : 17mΩ  
 Total capacitor : 390 uF  
 (Peak 7.84A, AVG 5.488A)  
**OCP=15.479~15.531A**

$$V_{out} = 0.75 * [1 + (R1 + R2)]$$

$$T_{on} = 3.85p * R_{ton} * V_{out} / (V_{in} - 0.5) \quad F = V_{out} / (V_{in} * T_{on})$$

**AO4710 R<sub>ds(on)</sub> = 14.2mΩ max.**

$$\text{Ripple current} = ((V_{in} - V_o) / f * L) * (V_o / V_{in})$$

$$OCP = (R_{imax} * 20uA / L R_{ds(on)}) + (\text{Ripple} / 2)$$

$$V_{out} = 0.75 * [1 + (R1 + R2)]$$

**R2 = 10KΩ, R1 = 4.7KΩ**

So,  $V_{in} = 19V \Rightarrow$

OCP = 15.531A;


$V_{in} = 9V \Rightarrow$

OCP = 15.479A

$$V_{OUT} = (1 + R1/R2) * 0.8$$

OCP = 3.7A FOLLOW IC SPEC

**1.2A**



OFS/VFIXEN	Offset & Droop	SVI	VFIX
GND	O	O	X
+3.3V	X	X	O
+5V	X	O	X

## Metal VID Codes

SVC	SVD	Output
0	0	1.1
0	1	1.0
1	0	0.9
1	1	0.8

## VFIXEN VID Codes

SVC	SVD	Output
0	0	1.4
0	1	1.2
1	0	1.0
1	1	0.8

VDDNB Core(Peak 4A,AVG 2.8A) OCP 4.5A  
 OCP\_NB=ROCKET\*10uA/Rdson  
 ROCKET=PR34  
 OCP\_NB=11.3k\*10uA/23m=4.91A

Total capacitor : 370 uF  
 ESR : 9mΩ  
 f : 300k Hz  
 +VDDNB\_CORE

(3) CPU\_VDDNB\_FB\_H

(3) CPU\_VDDNB\_FB\_L

Pin 49 is GND Pin

PU3 ISL6265A

Total capacitor : 1404.4 uF  
 ESR : 2.25mΩ  
 f : 300k Hz  
 +VCC\_CORE

Core (Peak 20A,AVG 16A)  
 OCP 28A

Total capacitor : 1404.4 uF  
 ESR : 2.25mΩ  
 f : 300k Hz  
 +VCC\_CORE

Core (Peak 20A,AVG 16A)  
 OCP 28A

## OCP 28A





$$VOSET=1.17V \cdot Rocset / (Rbias + Rocset)$$

$$Ioc=VOSET/30 / (K \cdot DCR \cdot 1.4)$$

$$K=PR33 / (PR33 + PR32)$$


$$VOSET=1.17V \cdot 107 / (107 + 10) = 1.07V, K=18.2 / (18.2 + 3.92) = 0.822$$

$$Ioc=1.07V / 30 / (0.822 \cdot 1.1m \cdot 1.4) = 28.175A.$$



2.5A


## Power Tree Table



## Power Distribution List

Power	Distribution

[www.vinafix.vn](http://www.vinafix.vn)

Model		REV	CHANGE LIST	MODEL BL7					
				PAGE	FROM	To			
BL7 MB	B1B	PAGE 2 : Change RP18 Value and Add R722 for VGA SKU,Change RP20 Value for 3G,and change R187 to SEL_HT66	1	1A	1B				
		PAGE 3 : Mount R24,and Add Q58,R639,D47 and del R372,R33,Q5 for VGA Therm Detec	2	1A	1B				
		PAGE 6 : Mount C78,C113,C569,C570,C28 for EMI request	3	1A	1B				
		PAGE 11 : Add Board ID7 and Board ID8 and R644,R645,R646, and del R136 and change R578,R575,R559 for AMD suggestion	4	1A	1B				
		PAGE 14 : Mount R573 and Del R572 for Gen I mode	5	1A	1B				
		PAGE 18 : Change CTR port for Madison,Park,M92,M96 co-lay	6	1A	1B				
		PAGE 19 : Change R546 value to 51 ohm port for Madison,Park,M92,M96 co-lay	7	1A	1B				
		PAGE 22 : Delete reserve C423,C429,C427,C417,C430,C433,C422,C390,C409,C361,C376,C362,C378,C348,C349,C385,C374,C340,C352,C367,C350 for layout placement	8	1A	1B				
		PAGE 22 : Add L73,L74,C896,C897,R723,R724,L72,R713,R711,R712R709 for Madison,Park,M92,M96 co-lay	9	1A	1B				
		PAGE 23 : Add R714,R715,R716 for Madison,Park,M92,M96 co-lay	10	1A	1B				
		PAGE 24 : Add U0,R720,R721,C895,R717 for Madison,Park,M92,M96 co-lay	11	1A	1B				
		PAGE 25 : Change R1&R2 to bead for EMI request	12	1A	1B				
		PAGE 26 : Add Q67,R735,R732,R736 for WLAN & BT Combo Module	13	1A	1B				
		PAGE 27 : Del F2	14	1A	1B				
		PAGE 30 : Add R636,R637,R635,R729,Q59,R734,R725,C899,C900,C619 for non over clocking	15	1A	1B				
		PAGE 32 : Add R718,R719 for 3 cell Battery protect	16	1A	1B				
		PAGE 33 : Add R222,R651,R652,R653 for EMI request	17	1A	1B				
		PAGE 39 : Change PR207 to 3.92Kohm for OCP setting	18	1A	1B				
		PAGE 39 : change PQ55,PQ57 footprint for higher current requirement	19	1A	1B				
		PAGE 39 : Add PC199 for EMI	20	1A	1B				
			21	1A	1B				
			22	1A	1B				
			23	1A	1B				
			24	1A	1B				
			25	1A	1B				
			26	1A	1B				
			27	1A	1B				
	C3A	PAGE 2 : Change RP13,RP14,RP15,RP16,RP17,RP21 to shortpad,RP22,And Change CLKREQ3#/CLKREQ4# netname to PCIE_CLK_REQ4#/PCIE_CLK_REQ3#	28	1A	1B				
		PAGE 3 : Change R22,R90,R105,R120,R359,R34,R93,R42,R45 to shortpad,And Change T9,T10 Footprint and change R28 value,and mount R372,Q58,And del D25,D47,R368,R373,Q27,CN5,and Add Q65	29	1A	1B				
		PAGE 7 : Change C594,C593 value	30	1A	1B				
		PAGE 8 : Change R412,R402,R394,R423,R436,R413,R122 to shortpad	31	1A	1B				
		PAGE 9 : Change R64,R75,L1,L5,L7,R87 to shortpad	32	1A	1B				
		PAGE 10 : Change C843,C863,C870,C881 Value,and change R539 to shortpad	33	1A	1B				
		PAGE 11 : Add R659 and change R247,R250,R141,R138 to shortpad,and mount R139,and del C885,U29	34	1A	1B				
		PAGE 13 : Change R256,R262,R313,R310,R281,L42,L39 to shortpad	35	1A	1B				
		PAGE 16 : Del R523,R519,R514,R508,R504,R496,R530,R527,R259,R260, and Add RN34,RN35,RN36,RN37,R496,R504,R508,R514 for EMI	36	1A	1B				
		PAGE 17 : Change R100 to shortpad	37	1A	1B				
		PAGE 18 : Change R464,R445 to shortpad	38	1A	1B				
		PAGE 24 : Change R717 to 0 ohm	39	1A	1B				
		PAGE 25 : Change R347,R348,L43 to shortpad ,and mount Q55,Q57,and change R633 value and add D46 and del D45	40	1A	1B				
		PAGE 26 : Change R192,R193 to shortpad	41	1A	1B				
		PAGE 27 : Del C301	42	1A	1B				
		PAGE 28 : Change R383 and R489 to shortpad	43	1A	1B				
		PAGE 30 : Change R390,R382,R389,R381,and change C197,C198,R65,R59 Value	44	1A	1B				
		PAGE 31 : Change R480,R522,R242 to shortpad	45	1A	1B				
PAGE 32 : Add R727,and change R174,R181,R202 to shortpad,and change C355,C380 value,and reverse R658									
PAGE 33 : Change R94,R81,R654,R655 to shortpad									
PAGE 35 : Add PC202,PC203,PC204,PC205,PC201 for EMI									
PAGE 36 : CHange PR108 footprint to shortpad									
PAGE 37 : Change PQ43,PQ44 Value									
PAGE 39 : Change PQ55,PQ57,PR144,PL12,PR139 Value									
PAGE 40 : Change PL3,PQ41,PQ39,PQ40,PQ37,PQ38 Value,and Add PC206									
PAGE 41 : Reverse PR70,PQ12,PQ158,PQ28,PR149,PQ25									
D3A		PAGE 11 : Reverse R163 and change R584,R579,R576 Value to 0_4							
		PAGE 12 : Reverse R534,Y6,C817,C808							
	PAGE 13 : Reverse C904,C905								
	PAGE 16 : Add F2 for HDMI Safety issue								
	PAGE 27 : Reverse C23 and C340								
	PAGE 29 : Add R660,R661,R662								
PAGE 34 : Change R335,R312,R338,R632,R325 value to 1.5K_4 for LED lightness issue									
DOC NO. 204	PROJECT MODEL :	BL7	APPROVED BY:	Eric Lai	DATE:	2010/03/11	 <b>Quanta Computer Inc.</b> PROJECT : BL7	Size Document Number EE change list Date: Friday, March 12, 2010	Rev D3A Sheet 44 of 44
	PART NUMBER:	31BL7MB0010	DRAWING BY:	Eric Lai	REVISION:	D3A			